

WHAT IS CLAIMED IS:

1. A method for managing memory in a multiprocessor system, comprising:

5 defining a plurality of processor coherence domains within a system coherence domain of a multiprocessor system, the processor coherence domains each including a plurality of processors and a processor memory;

10 providing shared access to data in the processor memory of each processor coherence domain only to elements of the multiprocessor system within the processor coherence domain; and

15 providing non-shared access to data in the processor memory of each processor coherence domain to elements of the multiprocessor system within and outside of the processor coherence domain.

20 2. The method of Claim 1, further comprising providing a limited sharing vector for each processor memory, the limited sharing vector operable to identify only a portion of processors in the multiprocessor system.

25 3. The method of Claim 2, the limited sharing vectors each operable to identify processors only within their processor coherence domain.

30 4. The method of Claim 1, wherein the sharing vector comprises 32 bits and the multiprocessor system comprises more than 512 processors.

5. The method of Claim 1, the non-shared access comprising read-only access.

6. The method of Claim 1, the non-shared access comprising exclusive access.

5 7. The method of Claim 1, the non-shared access comprising transient access.

8. The method of Claim 1, further comprising:
determining whether an element requesting shared
10 access to a processor memory is outside of the processor coherence domain of the processor memory; and
denying shared access if the element is outside of the processor coherence domain.

15 9. The method of Claim 8, wherein each processor and processor memory comprises an identifier having a set of most significant bits identifying the processor coherence domain of the element, further comprising
determining whether the element requesting shared access
20 is outside of the processor coherence domain based on the most significant bits of the element.

25 10. The method of Claim 9, further comprising determining whether the element requesting shared access is outside of the processor coherence domain of the processor memory by comparing the most significant bits of the identifier for the element to the most significant bits of the identifier for the processor memory.

11. A multiprocessor system, comprising:
a system coherence domain;
plurality of processor coherence domains defined
within the system coherence domain;

5 wherein the processor coherence domains each include
a plurality of processors and a processor memory; and

wherein the processor coherence domains are each
operable to provide shared access to data in their
processor memory only to elements of the multiple process
system within the processor coherence domain and operable
10 to provide non-shared access to data in their processor
memory to elements within and outside of the processor
coherence domain.

12. The multiprocessor system of Claim 11, each
processor memory further comprising:

a limited sharing vector for each data piece within
the processor memory; and

the limited sharing vector operable to identify only
20 a portion of processors in the multiprocessor system.

13. The multiprocessor system of Claim 12, the
limited sharing vectors each operable to identify only
processors within their processor coherence domain.

25

14. The multiprocessor system of Claim 11, wherein
the sharing vector comprises 32 bits and the
multiprocessor system comprises more than 512 processors.

15. The multiprocessor system of Claim 1, the non-
shared access comprising read-only access.

30

16. The multiprocessor system of Claim 11, the non-shared access comprising exclusive access.

5 17. The multiprocessor system of Claim 11, the non-shared access comprising transient access.

10 18. The multiprocessor system of Claim 1, further comprising each processor memory operable to determine whether an element requesting shared access is outside of the processor coherence domain of the processor memory and to deny shared access if the element is outside of the processor coherence domain.

15 19. The multiprocessor system of Claim 18, wherein each element comprises an identifier and the processing coherence domain of each element is defined by a set of most significant bits of the identifier for the element, the processor memory further operable to determine whether an element requesting shared access is outside of
20 the processor coherence domain based on the most significant bits of the element.

25 20. The multiprocessor system of Claim 19, further comprising the processor memory operable to determine whether the element requesting shared access is outside of the processing coherence domain by comparing the most significant bits of identifier for the processor memory to the most significant bits of the identifier for the element.

21. The multiprocessor system of Claim 11, the processor memory comprising a plurality of discrete memories.

5 22. A method for providing access to processor memory in a scalable processor system, comprising:

 receiving a request from an element for shared access to data in a processor memory;

 determining whether the element is outside of a processor coherence domain of the processor memory; and

10 denying the request for shared access if the element is outside of the processor coherence domain of the processor memory.

15 23. The method of Claim 22, further comprising:

 including an identifier for the element in the request for shared access;

 determining whether the element is outside of the processor coherence domain of the processor memory based on the identifier in the request.

20 24. The method of Claim 23, determining whether the element is outside of the processor coherence domain of the processor memory by comparing at least a portion of the identifier in the request to at least a portion of an identifier for the processor memory.

25 25. The method of Claim 24, wherein the portion comprises a set of most significant bits.

26. The method of Claim 22, further comprising granting non-shared access to an element regardless of whether the element is within or outside of the processor coherence domain of the processor memory.

5

27. A system for providing access to processor memory in a scalable processor system, comprising:

a computer processable medium; and

logic stored on the computer processable medium, the logic operable to receive a request from an element for shared access to data in a processor memory, determine whether the element is outside of a processor coherence domain of the processor memory, and deny the request for shared access if the element is outside of the processor coherence domain of the processor memory.

10

15

28. The method of Claim 27, wherein the request for shared access includes an identifier for the element, the logic further operable to determine whether the element is outside of the processor coherence domain of the processor memory based on the identifier in the request.

20

29. The system of Claim 28, the logic further operable to determine whether the element is outside of the processor coherence domain of the processor memory by comparing at least a portion of the identifier in the request to at least a portion of an identifier for the processor memory.

25

30. The system of Claim 29, wherein the portion comprises a set of most significant bits.

30

PATENT APPLICATION

5

31. The system of Claim 27, the logic further operable to grant non-shared access to an element regardless of whether the element is within or outside of the processor coherence domain of the processor memory.